chief architect premier x9 reference layer

An external debug specification is available as a draft, version 0.13.2. The user-space ISA, now renamed the Unprivileged ISA, was updated, ratified and frozen as version 20191213. As of June 2019, version 2.2 of the user-space ISA and version 1.11 of the privileged ISA are frozen, permitting software and hardware development to proceed. Unlike other academic designs which are typically optimized only for simplicity of exposition, the designers intended that the RISC-V instruction set be usable for practical computers. The project began in 2010 at the University of California, Berkeley, but now many current contributors are volunteers not affiliated with the university.

The specification includes a description of a 128-bit flat address space variant, as an extrapolation of 32 and 64 bit variants, but the 128-bit ISA remains 'not frozen' intentionally, because there is yet so little practical experience with such large memory systems. The instruction set specification defines 32-bit and 64-bit address space variants. : 7–10 Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction can be any number of 16-bit parcels in length. The instruction set is designed for a wide range of uses. Notable features of the RISC-V ISA include instruction bit field locations chosen to simplify the use of multiplexers in a CPU, : 17 a design that is architecturally neutral, and most-significant bits of immediate values placed at a fixed location to speed sign extension. Its floating-point instructions use IEEE 754 floating-point. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains.Īs a RISC architecture, the RISC-V ISA is a load–store architecture. Unlike most other ISA designs, RISC-V is provided under open source licenses that do not require fees to use.

RISC-V (pronounced 'risk-five', : 1 ) is an open standard instruction set architecture (ISA) based on established RISC principles.

Chief architect premier x9 reference layer